Journals
Publish with us
Publishing partnerships
About us
Blog
IET Circuits, Devices & Systems
Journal overview
For authors
For reviewers
For editors
Table of Contents
Special Issues
IET Circuits, Devices & Systems
/
2023
/
Article
/
Fig 9
/
Research Article
A Process Optimization Method of the Mini-LOCOS Field Plate Profile for Improving Electrical Characteristics of LDMOS Device
Figure 9
SOA of 24 V LDMOS with optimized min-LOCOS field plate.
